Background
Keutzer, Kurt William was born on November 9, 1955 in Indianapolis, Indiana, United States. Son of William Dale and Mary Helen Keutzer.
(Logic synthesis enables VSLI designers to rapidly lay out...)
Logic synthesis enables VSLI designers to rapidly lay out the millions of transistors and interconnecting wires that form the circuitry on modern chips, without having to plot each individual logic circuit. This guide to logic synthesis techniques spotlights not only the synthesis of two-level, multi-level and combinational circuits, but also their testability.
http://www.amazon.com/gp/product/0070165009/?tag=2022091-20
Keutzer, Kurt William was born on November 9, 1955 in Indianapolis, Indiana, United States. Son of William Dale and Mary Helen Keutzer.
Bachelor of Science, Maharishi International, 1978. Master of Science, Indiana University, 1981. Doctor of Philosophy, Indiana University, 1984.
Associate programmer analyst, Computer Sciences Corporation, Houston, 1978-1979;
research associate, Indiana U., Bloomington, 1979-1983;
assistant professor, Purdue University, Indianapolis, 1983-1984;
member technical staff Uniplex Information and Computing System languages department, American Telephone & Telegraph Company Bell laboratories, Summit, New Jersey, 1984-1985;
member technical staff Computing Sys. Research Laboratory, American Telephone & Telegraph Company Bell laboratories, Murray Hill, New Jersey, 1985-1991;
senior research staff, Synopsys, Inc., Mountain View, California, 1991-1992;
manager Advanced Technology Group, Synopsys, Inc., Mountain View, California, 1992-1993;
director research, Synopsys, Inc., Mountain View, California, since 1993;
chief scientist, Advanced Technology Group, since 1994. Instructor computer architecture Purdue University, Indianapolis, 1984, instructor software engineering, 1984.
Instructor data structures Fairleigh Dickenson U., Madison, New Jersey, 1984, instructor programming languages, 1985, instructor algorithms and data structures, 1986. Instructor logic synthesis and optimization forVLSI Columbia University, New York City, 1988. Member numerous panels, conferences and tutorials.
(Logic synthesis enables VSLI designers to rapidly lay out...)
Member Institute of Electrical and Electronics Engineers (senior, Best Paper award International Conference on Computer Design 1992), Association Computer Machinery (Best Paper award 1990, 91), Tibet Society.